In the AMD Zen5 architecture block diagram, the FP/Vector execution unit has two components, StD and IntD with arrows connecting them to the "Load/Store Queue". What are the functions of these two components?
Why did IntD not appear in the previous Zen4 architecture?
The Zen 5 diagram is from AMD's Hot Chips 2024 slides:
